

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Deane, Peter; Tsay, Chen H.; Wang, Albert
Assignee: National Semiconductor Corporation
Title: A Dual-Direction Over-Voltage And Over-Current IC Protection Device
And Its Cell Structure
Serial No.: Not known Filing Date: Not known
Examiner: Not known Group Art Unit: Not known
Docket No.: NS-3868-1C US

San Jose, California
October 23, 2001

BOX PATENT APPLICATION
COMMISSIONER FOR PATENTS
Washington, D. C. 20231

PRELIMINARY AMENDMENT

Dear Sir:

The present application is a continuation application of U.S. patent application ("Parent Application"), serial no. 09/100,384, filed on June 19, 1998. Please amend the above-referenced patent application as follows:

In the Specification

On page 1, insert at line 7, before the "BACKGROUND OF THE INVENTION" section:

CROSS-REFERENCE TO RELATED PATENT APPLICATIONS

This application is a continuation application of U.S. patent application, serial no. 09/100,384, entitled "A Dual-Direction Over-Voltage And Over-current IC Protection Device and Its Cell Structure," by Wang et al., assigned to Advanced Micro Devices, Inc., which is also the Assignee of the present application.

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP
25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

In the Claims

Please cancel Claims 4 and 11-20.

Please amend Claims 1 and 5 and follows:

1. (Three times amended) An electrostatic discharge (ESD) protection structure for protecting an integrated circuit comprising:

a first semiconductor region of a first conductivity type;

a second semiconductor region of a second conductivity type in contact with said first semiconductor region;

an electrically floating third semiconductor region of said first conductivity type in contact with said second semiconductor region and separated from said first semiconductor region by said second semiconductor region;

a fourth semiconductor region of said second conductivity type in contact with said third semiconductor region and separated from said second semiconductor region by said third semiconductor region; and

a fifth semiconductor region of said first conductivity type in contact with said fourth semiconductor region and separated from said third semiconductor region by said fourth semiconductor region; wherein a first terminal, A, of said ESD structure is connected to said first semiconductor region and said second conductor region and a second terminal, K, of said ESD structure is connected to said fourth semiconductor region and said fifth semiconductor region.

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

5. (Amended) The ESD structure of Claim 1 wherein said third semiconductor region includes an n-well region formed in a p-type semiconductor substrate.

FILED
MAR 10 2009
FBI - SAN JOSE

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

REMARKS

Claims 1-3 and 5-10 were canceled from the Parent Application for further prosecution in the present application, to facilitate allowed claims in the Parent Application to pass to issuance. Claims 1-3 and 5-10 are pending. Claims 1 and 5 are amended from the originally filed claims to their respective conditions at the time they were canceled from the Parent Application.

In the Parent Application, in response to the arguments submitted by Applicants on August 6, 2001, the Examiner states in the Advisory Action of August 29, 2001:

Applicant's main argument includes that the prior art reference of Kim does not teach or suggest the claimed invention because the substrate (1) in Kim is not electrically floating, as Kim teaches such a structure that requires grounding of the substrate (1). In response, it is noted that no support is found in Kim for Applicant's assertion that the structure of Kim necessarily requires grounding of the substrate region (1). In fact, Kim teaches to ground the Vdd terminal connected to an emitter region (3b) which forms a vertical pnp transistor (Tr. 2) with the region (2b) as the base and the substrate region (1) as the collector (See col. 3, lines 44-50). Kim further teaches that the vertical transistor (Tr. 2) turns on when a high negative voltage is applied to the terminal of PAD (col. 4, lines 6-15). Accordingly, one of ordinary skilled in the art would readily recognize that the substrate region (1) of Kim can not be grounded when the Vdd is grounded; otherwise the emitter and the collector would be both grounded, resulting in the vertical transistor (Tr. 2) not being able to turn on.

Applicants respectfully disagree with the Examiner. Contrary to the Examiner's assertion above, the portion of Kim's disclosure upon which the Examiner relied (i.e., Col. 3, lines 44-50) does not teach grounding of the V_{dd} terminal:

Those skilled in the art will appreciate that a pair of vertical pnp transistors Tr. 1 and Tr.2 are thus provided with respective regions 3a and 3b serving as emitters, regions 2a and 2b serving as bases, and the substrate 1 serving as a collector for each. In addition, a horizontal npn transistor Tr.3 is formed

LAW OFFICES OF
SKJERNEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

Version with markings to show changes made

In the Specification

On page 1, insert at line 7, before the "BACKGROUND OF THE INVENTION" section:

--

CROSS-REFERENCE TO RELATED PATENT APPLICATIONS

This application is a continuation application of U.S. patent application, serial no. 09/100,384, entitled "A Dual-Direction Over-Voltage And Over-current IC Protection Device and Its Cell Structure," by Wang et al., assigned to Advanced Micro Devices, Inc., which is also the Assignee of the present application.

--

In the Claims

Please amend Claims 1 and 5 as follows:

1. (Amended) An electrostatic discharge (ESD) protection structure for protecting an Integrated Circuit comprising:

a first semiconductor region of a first conductivity type;

a second semiconductor region of a second conductivity type [adjacent] in contact with said first semiconductor region;

LAW OFFICES OF
SKJERVEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

an electrically floating [a] third semiconductor region of [a] said first conductivity type in contact with [adjacent] said second semiconductor region and separated from said first semiconductor region by said second semiconductor region;

a fourth semiconductor region of [a] said second conductivity type [adjacent] in contact with said third semiconductor region and separated from said second semiconductor region by said third semiconductor region; and

a fifth semiconductor region of [a] said first conductivity type in contact with [adjacent] said [second] fourth semiconductor region and separated from said third semiconductor region by said fourth semiconductor region; wherein a first terminal, A, of said ESD structure is connected to said first semiconductor region and said second semiconductor region and a second terminal, K, of said ESD structure is connected to said fourth semiconductor region and said fifth semiconductor region.

5. The ESD structure of Claim [4] 1 wherein said third semiconductor region includes an n-well region formed in a p-type semiconductor substrate.

LAW OFFICES OF
SKJERNEN MORRILL
MACPHERSON LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

1/12




Fig. 1A
(PRIOR ART)




Fig. 1B
(PRIOR ART)




Fig. 1C
(PRIOR ART)

2/12




Fig. 1D
(PRIOR ART)




Fig. 2

3/12




Fig. 3




Fig. 4

4/12




Fig. 5

5/12




Fig. 6




Fig. 7

6/12




Fig. 8A




Fig. 8B

7/12




Fig. 9A




Fig. 9B

8/12




Fig. 10A




Fig. 10B

9/12




Fig. 11A

10/12




Fig. 11B

11/12




Fig. 12

12/12




Fig. 13




Fig. 14